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Sophisticated applications turn out to be executed upon more than 
one CPU for practical and economic reasons. Due to advances in 
circuit technology and performance limitation, multi-core 
technology has become the mainstream in CPU designs. However, 
the most serious limitation of these devices is the battery lifetime 
since battery technology is not keeping up with the rest of the 
power-hungry processors and peripherals used in today’s mobile 
devices. As a solution, many investigations have turned toward the 
algorithms of power management combined with some scheduling 
policies. They can make significant energy saving while preserving 
the temporal constraints of these embedded systems. Reducing 
energy, especially, affect not only the battery lifetime, but also aim 
to reduce the heat generated by real-time embedded controller in 
various products or even to decrease the conditions of cooling and 
the costs, in the large scale, of giant multiprocessor computers. To 
assess the behavior and performance of the strategy of scheduling a 
flexible multiprocessor scheduling simulation and evaluation 
platform is needed. This paper puts forth the claim that the 
STORM simulator improves application quality both in terms of 
execution time and energy consumption for a high performance 
mobile computing embedded system design. 
Keywords: Scheduling, Power management, DVFS, DPM, 
simulation, EDF. 
1. Introduction 
In recent years interest in simulation modeling has greatly 
increased. Indeed, a simulation environment is essential, 
since the test of the hardware and software is hard and 
difficult. For instance, new systems, services and 
protocols present challenges for testing and require large 
and complex environments [1].  The simulations 
represent the problem concretely, provide a broader 
context allowing a deeper understanding of the situation 
and handle problems which are difficult or impossible to 
solve analytically. Beyond cost and time savings, the 
simulator offers the great opportunity to enhance the 
functionalities and the features of the real-time systems 
and to achieve the required Quality of Service (QoS) [2].  
The simulator allows you to check on the model, the 
behavior of the system and therefore the deadlines. 
As those simulators are legion, a very interesting open-
source tool we came across was the STORM simulator 
[3]. STORM (Simulation TOol for Real time 
Multiprocessor scheduling) is able to analyze the behavior 
and to evaluate the performances of the policies of 
scheduling while taking into account the algorithms of 
energy management. We aim to develop scheduling 
algorithms to minimize the energy/power consumption 
using the energy conservation method called Dynamic 
Power Management (DPM) or Dynamic Voltage and 
Frequency Scaling (DVFS) on one or more processors. 
Our target is to achieve scheduling techniques for a 
variety of systems configurations and scheduling policies, 
e.g. Earliest Deadline First (EDF), while taking into 
account actual processor limitations such as time/energy. 
The time (energy) required to change the processor speed 
is very small compared to that required to complete a task 
[4]. We will integrate voltage, frequency (DVFS) or state 
selection (DPM) and task scheduling together in order to 
maximize the energy saved when executing an 
independent task set on one or more processors. Our goal 
is to meet deadlines requirements taking into account the 
demands of energy and processing time of all the tasks. 
To do so a set of tasks will be generated with desired 
statistical properties. The characteristics of the tasks are 
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 known in advance. Then, the selected scheduler will take 
as input the task set and the physical processor description. 
The preemption is allowed to adjust the energy 
consumption based on the system performance 
requirements. The preemption is when a process in 
execution is interrupted when a higher priority process 
arrives [5]. 
Since, using well defined algorithms to schedule tasks and 
resources in a real-time system yields an understandable 
scheduling solution we have chosen to implement an EDF 
scheduler [7]. The higher resource utilization and the 
greater flexibility in handling aperiodic requests make 
EDF highly desirable for real-time embedded systems [7] 
[8]. Our work is more specifically to implement and 
assess energy management policies in the Linux operating 
system and test it via the STORM Simulator. We 
implemented our algorithms like plug-ins for the core 
Linux 2.2.16. Linux is easily extended through modules 
and provides a robust multiprocessor environment [2]. 
Linux is a multitasking, multi-platform and multi-user 
operating system whose main asset is its portability [9]. 
The paper is organized as follows. The first section is 
about the motivation behind this work. Then, we will 
present an overview of the STORM simulator. In section 
3, we will describe the model and the states of the tasks 
considered in the simulation. Besides, we will present the 
EDf scheduler and outline some power management 
techniques. As DVFS and DPM play a key role in saving 
the energy consumption, they will be presented. Next, we 
will expose our simulation results. Finally, we are going 
to conclude. 
2. Motivation of our work 
Most of the embedded system are powered by batteries 
and store a limited amount of energy. So minimizing the 
overall energy consumption meanwhile avoiding the 
deadline violations is crucial to achieve high 
performances and to enhance the reliability of the system 
[4]. Indeed, there is a growing realization that simulation 
should be more rigorously considered.  
Although a large research investment in low-energy 
circuit design and hardware level energy management and 
real-time scheduling has led to more energy-efficient 
architectures, few tools are available to apply them. 
As simulation is becoming a popular option for 
conducting studies, STORM has matured a capability of 
analysis of the System behaviour and performances as 
well as for taking into account many features of hardware 
architecture such as  multicore design, multiprocessor 
architecture with shared memory, distributed architecture 
with communication network, memory architecture (L1 
and L2 caches, banked memory)[10].  
The development of STORM came from the works of the 
PHERMA research project ‘Parallel Heterogeneous 
Energy efficient Real-time Multiprocessor Architecture’ 
[11]. Indeed, this simulator is open allowing the 
implementation of new algorithms for scheduling in an 
external way to the simulation kernel. It also provides a 
set of means to develop metrics for characterization of the 
scheduler. Therefore, STORM is an excellent tool to 
evaluate the behavior and performance of new strategy for 
scheduling [10][12]. The scheduler must coordinate 
resources to meet the timing constraints of the physical 
system. This implies that the scheduler must be able to 
predict the behavior of all tasks within the system [13]. 
The output will be a set of screen shots of the system 
behavior. Hence, we will be able to sort out the relevant 
information from the execution of the tasks and their 
interaction with the different scheduling policy, the 
architecture chosen, the available resources…  
3. Presentation of STORM 
To verify the scheduling results, we have used a 
simulation tool called STORM (Simulation TOol for Real 
time Multiprocessor scheduling). The original need to 
develop STORM came from the works of the IR
 CCyN research unit [3]. This simulator considers 
the requirements of tasks, the characteristics and 
execution conditions of hardware components and the 
scheduling rules. Depending on the scheduling policy and 
the resources described in an XML file, it runs every task 
over a specified time interval [10][12]. The results of the 
simulation are a set of diagrams as illustrated in figure 1. 
All these diagrams help to analyze the behavior of the 
system (tasks, processors, performances ...). 
 
Fig. 1 The STORM simulator [3]. 
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 A window displays a Gantt diagram of every task over an 
interval from 0 to 50 (default values). The title of the 
window refers to the name given to the task in the XML 
file (PTASKT1, PTASKT2…). In two other diagrams, we 
can observe the tasks assigned to processors CPUA and 
CPUB over the same interval. We can verify the 
allocation of the tasks on processors according to their 
availability and to the priorities.  
 
Fig. 2 Graphical results with STORM 
Moreover, STORM allows multiprocessor simulation and 
analyzes energy consumption based on estimations. This 
simulator also provides support for DPM and DVFS 
techniques. Being under development, a preliminary study 
of this tool has been necessary to determine its operation 
before any action of implementation. To facilitate the 
development and the checking of the best performance, 
the development of the scheduler was based on the 
specification of the EDF scheduler of STORM. 
4. Task Management 
We consider the preemptive scheduling of a soft real-time 
system where occasional violation of deadline constraints 
may not result in a useless execution of the application or 
calamitous consequences, but decreases utilization 
[14].The preemption reduces the latency of the system 
when reacting to real-time or interactive events by 
allowing low priority processes to be preempted[15]. 
Preemption helps also to satisfy the constraints especially, 
the real time constraint. So if the load is very high, the 
system will slow down its response time [16].  We 
consider a set of n tasks that will be executed upon m 
identical CPUs. 
4.1 Tasks models 
Tasks can be grouped into three families: periodic, 
aperiodic and sporadic. The periodic tasks execute critical 
control activities with hard timing constraints aimed at 
guaranteeing regular activation rates. Aperiodic tasks 
respond to randomly arriving events.  The aperiodic tasks 
cannot be guaranteed to be served within a hard deadline 
(the deadlines must be soft) [17]. Aperiodic tasks, 
typically used to handle the processing requirements of 
random events such as operator requests. However, the 
sporadic tasks can arrive at the system at arbitrary points 
in time, but with defined minimum inter-arrival times 
between two consecutive invocations [18]. 
The simplest and the most fundamental model is provided 
by the periodic task model of Liu and Layland [19]. The 
periodic tasks are those whose processing is repeated on a 
regular basis such as the regular monitoring of the state of 
a physical sensor or sampling of the serial communication 
line.  
Ti a periodic task is characterized by the quadruplet 
(Oi, Ti, Di, Ci)[16], where : 
 The date of arrival Oi, is the moment of the 
first activation of the task τi 
 Time of execution Ci specifies an upper limit 
on the time of execution of each task τi  
 The relative deadline Di denotes the separation 
between the arrival of the task and the deadline 
(a task that arrives at time t has a deadline at 
t+Di); 
 A period Ti denoting the duration between two 
successive activations of the same task. 
Each task is independent from the other tasks. This 
means, the temporal behavior of each task (its ability to 
meet its deadlines) is not affected by the behavior of any 
other task in the system. 
4.2 States of tasks  
  As the multitasking system runs, we assign for each 
task one of these four states: Running, Ready for 
execution, Waiting or Unexisting as shown in figure 3[2]. 
The transition from one state to another is done through 
system calls or a decision made by the scheduler[13]. 
When a multitasking kernel decides to move the running 
task to another state and to give control of the CPU to a 
new task, a context switch should be performed [13]. 
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Fig 3 Task states 
 
Each time a task enters the ‘Ready’ state (its methods 
onActivate() and onUnBlock()), it has to be added to the 
end of this list by calling its addLast() method. Each time 
a task leaves the ‘Running’ state (its methods 
onTerminat() and onBlock()), it has to be removed from 
this list by calling its remove() method. Besides, the first 
activation (onActivate) and the following activations 
(onUnblock) will add the corresponding task to the ready 
queue, whereas the events of termination of jobs 
(onBlock) or of task (onTerminate) correspond to a 
rejection of the corresponding task from the ready tasks 
queue. When a state changes from ‘Ready’ to ‘Running’ 
for such a task, it simply requires calling the onRunning 
method of its equivalent object[3]. 
5. EDF scheduler 
The algorithm “Earliest Deadline First” (EDF) is a  real-
time  scheduling algorithm[19] . It assigns priority to each 
task depending on the deadline and always select the 
highest priority task to execute, preempting lower priority 
tasks when necessary [2] [13]. EDF is particularly 
beneficial for time-sensitive workloads, such as 
multimedia and/or control applications [20]. Since EDF is 
more efficient than fixed-priority in term of 
schedulability, it will be easier for it to achieve high 
utilization. This algorithm is proved to be optimal in the 
sense that if a system of tasks can be sequenced using any 
policy of assigning priorities, the system can also be 
sequenced with the EDF algorithm [20]. The study of 
schedulability gives a necessary and sufficient condition 
formulated by the following theorem: a system of periodic 
tasks can be sequenced using the EDF algorithm if and 
only if:  
                       (1) 
 
Ti represents the  period, Ci the worst execution time. 
Also, EDF ensures a maximum occupancy of the CPU up 
to an upper limit of 100 % CPU utilization. 
6. Power management technique 
The ultimate goal of any power management technique is 
to reduce an entity's consumption. When power 
management techniques are applied to microprocessors, 
they  may improve the imminent energy shortage in 
portable equipment[21]. In order to extract the highest 
possible performance while simultaneously avoiding any 
associated instabilities, dynamic optimization algorithms 
must be based upon a deep and accurate understanding of 
the system behavior [22]. We cite the main used technique 
which are the DPM (Dynamic Power Management) and 
the DVFS (Dynamic Voltage and Frequency Scaling). 
Detailed description of power management technique is 
exposed in the next section. 
6.1 DPM 
The basic idea of DPM is to stop devices including the 
processor when they are not required and to wake them up 
when they are[24]. A Wireless Sensor Networks test-bed  
developed in cooperation with the start-up company SeNet 
s.r.l. for agricultural monitoring has measured the 
consumption of the nodes in differnt states [23]. Each 
node is composed of an IEEE 802.15.4 radio transceiver 
based on Chipcon CC2430 operating in the 2.4 GHz 
band, photovoltaic panels, rechargeable batteries, 
temperature and humidity sensors. It has shown that in 
sleeping mode, the  consumption of the system is only 0.5 
mA, whereas during the activity mode the overall 
consumption is 30 mA[22][24]. Currently, the DPM is 
done thanks to the ability of the hardware to support 
mechanisms of sleep state ranging from total activity of 
the system up to full sleep implementation or 
disconnection of the system. Indeed, idle state transitions 
and implementation cost is running a bit expensive in the 




Fig 4 Optimization of consumption with DPM 
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 6.2 Dynamic voltage and frequency Scaling 
Dynamic voltage and frequency scaling (DVFS) is an 
efficient technique for reducing CPU energy. Most micro-
processor systems are characterized by a time-varying 
computational load. It is better to run the processor at the 
weakest frequency compatible with the necessary 
performance level. When used at a reduced frequency, the 
processor can operate at a lower supply voltage [24]. 
DVFS exploits the CMOS property as shown in equation 
2 that a linear reduction in the supply voltage results in a 
cubic reduction in the power consumption at the expense 
of a linear slowdown in the processor frequency. 
        P=A*C*V 2*F                                           (2) 
P is the power consumed, A is the activity factor, i.e., the 
fraction of the circuit that is switching, C is the switched 
capacitance, V is the supply voltage, and F is the clock 
frequency.  
Lowering only the operating frequency can reduce the 
power consumption but the energy consumption remains 
the same because the computation needs more time to 
finish. Lowering the supply voltage can reduce a 
significant amount of energy because of the quadratic 
relation between the power and the voltage. A number of 
modern microprocessors such as Intel’s XScale and 





Fig 5 Optimization of consumption with DVFS 
7. Test and results 
In this section, we will expose the results obtained by the 
simulation of the DPM and DVFS techniques via 
STORM. The basic idea of the DMP is to stop the devices 
when they are not required and to wake them up when 
they are. The DVFS method modulates the voltage and 
frequency used by the CPU. Most of the time, the 
processor does not have to run at maximum speed, we can 
thus slow and largely reduce the consumed power, 
without loss of performance. A STORM strength is that 
we can easily extend the algorithm using an external java 
code and using the correct name in the appropriate 
“classname” tag. The method already implemented in 
STORM with the name dpm_leat is in fact, to declare the 
characteristics of the type leat_processors. This processor 
is PXA270. The PXA270 controller is based on the ARM 
core of the family of Marvell XScale (Ex-Intel). It has all 
the necessary features for a typical embedded application. 
It supports the dynamic adjustment of the power and the 
performance of the processor based on CPU demand. The 
frequency of the CPU can take the following values: 
312/416 / 520/624 MHz. This kind of processor supports 
some low power consumption states for the DPM 
(example: sleep, deep sleep, standby etc). Admittedly, we 
have advocated the use of this processor for test purposes. 
7.1 Experimentation 
We based our work on the EDF scheduler 
"edf_p_scheduler" described in STORM. EDF is not real-
time under Linux because of the time allocated by the 
kernel for decision-making. However, STORM is for the 
real-time execution, in the sense of the scheduling 
decisions taken by the kernel. In basic STORM EDF, 
when a processor is not used in select(), we choose a 
particular state such as sleep, deepsleep, standby, etc for 
PXA270. We have considered the following parameters 
which are also introduced in the XML file in figure 6. A 
number of temporal parameters are attached to each task 
in the simulation. They are either fixed or variable and 
updated over the events of the simulation. 
 
Fig 6 xml file to introduce the task parameters 
The hardware architecture is composed of 3 identical 
processors. The identifier of the CPU is "LEATProcessor" 
which is a component of the library. Six tasks are present 
in the software architecture. Their own period, the date of 
the first activation, the worst case execution time ( 
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 WCET), the amount of time remaining to finish the 
current task RET ( Remaining Execution Time), the EET 
(Effective Execution Time),  the duration of the 
occupancy of the processor by the task and ET (or 
Execution Time) and the deadline (if it is not equal to the 
period)  are internal to the simulator. The scheduling 
algorithm is in charge of fixing the computing time of 
each task when it is activated. By default, the ‘Actual 
Execution Time’ (AET) of a new task on arrival is simply 
equal to the WCET (the value which is specified in the 
input file XML). 
The table1 shows the task parameters. 
 
Table 1Task parameters 
 
 Period Activation WCE BCE Deadline 
1 80 0 50 30 80 
2 100 0 55 35 100 
3 120 0 60 40 120 
4 150 0 60 30 150 
5 200 0 85 45 200 
6 250 0 120 60 250 
 
For efficient manipulation, we migrate the tasks among 
the run queues (PTASKT1 is running on CPUA and the 
CPUB )in a way such that we always try to have, on an m 
CPU system, the m earliest deadline ready tasks running 
on the CPUs (here we have m=3). The temporal behavior 
of each task (its ability to meet its deadlines) is not 
affected by the behavior of the other tasks: if a task 
misbehaves and requires a large execution time, it cannot 
jeopardize the processor. 
7.2 EDF simulation results 
Sorting the queue of the ready tasks will be in ascending 
order of deadlines which are characteristic of tasks 
entered in the XML specification as shown in figure 6. 
We note that STORM checks initially the utilization ratio 
of processors and then assign the tasks so that they can 
run in parallel (figure 7). However, we note that some 
tasks switch from one CPU to another unlike their 
execution such as the task 3. Therefore, we should draw 
attention to the fact that the algorithm relies on the 
priority of the tasks more than on the processor affinity. 
Processor affinity refers to the tendency of a process to get 
scheduled constantly on the same processor[20]. 
7.3 DPM simulation results 
We have chosen in our example an activation date equal 
to 0 for all the tasks in the XML specification as shown in 
figure 6. But, all tasks do not begin at t=0 because the 
number of the considered tasks is greater than the number 
of processors available in the simulation. This allocation 
of processors is established according to their availability 
and to the priority of the considered task.  However, it 
allows us to browse through the chronogram. We have 
noticed that the revival of the processor (the transition 
from the DeepSleep state to Idle) is 261.75 ms what leads 
to an important delay for the effective execution of the 
task in its second activation. Thus, over the total duration 
of simulation, we will accumulate an important delay as 
illustrated in figure 8. Indeed, the cost of transitions 
between the states idle and starting is a little expensive 
from the energy point of view. Consequently, the 
implementation of the correct strategy of the transition 
between states is essential for the success of the DPM. 
7.4 DVFS simulation results 
The approaches suggested by DVFS are based on the 
principle of slowing down the execution of a task by 
lowering the frequency of the processor. The slowdown 
takes into account the deadline of the task. Thus, the 
choice of the frequency is not arbitrary and is quite related 
mainly to the policy of the considered scheduling policy 
and to the technology of the processor and the points of 
operation it offers. The speed of the processor is 
recalculated and updated after each activation. The more 
the task advances during its execution, the more the 
selected frequency is closer to the optimal one. In a 
schematic way, decreasing the frequency of a processor 
lengthens (with respect to the “normal” execution time) 
the execution time of the processor that is necessary to 
accomplish a task. Increasing this frequency reduces then 
the working time previously increased until, at best, 
finding the “normal” remaining execution time as shown 
in figure 9.  The temporal cost for a change of frequency 
on this processor is null. 
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Fig 7 Execution of the tasks with EDF 
 
 
Fig 8 Task execution with DPM 
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Fig 9 Task execution with DVFS
7.5 Comparison of results 
We have proposed an approach which is to describe and 
compare the energy efficiency of various power 
management techniques and this combined with an EDF 
preemptive scheduler. Also, we could raise the energy 
profile of each processor in addition to the execution of the 
the tasks in order to give more visiblity concerning the 
performances of STORM  to highlight the energy savings. 
In addition, we determined, via the simulator, the power 
consumed by each processor calculated for a period of 1 
second. The CPU power consumption diagram of a 
processor shows over time its electrical power (in watts) 
computed according to the physical characteristics of its 
chip and its functioning states. Insofar, as the processors, 
generally, function with less possible downtime, the energy 
energy consumption and costs obtained for each technique 
of power management differ considerably. Energy saving 
can mostly reach 95% of the costs of the consumption 
compared to the use of EDF. At first glance, it should be 
noted that the techniques of energy management contribute 
contribute significantly to the reduction in power 
consumption, although the use of DVFS seems more 
efficient in terms of gain. It is about 0.05J only whereas 
without energy consideration it reaches 0.93J and this 
without negative incidence on the performance of the 
systems. 
8. Conclusion 
There is a growing recognition within different 
researchers’ communities of the importance of simulation 
tools that help design and test new hardware and software 
approaches. That’s why we have chosen the STORM 
simulator which is an under-development framework for 
real-time multiprocessor scheduling evaluation. The paper 
outlines several facets of STORM. Indeed, this tool gives 
a global insight about the execution of the different tasks 
and allows an evaluation via simulation of the potential 
gains with scheduling and power management techniques. 
As it supports multiple types of schedulers, through 
simulation we can compare scheduling algorithms in 
terms of schedulability performance as well as of energy 
efficiency. We have considered, particularly, the EDF 
scheduler by taking into account the task management 
service to provide significant energy savings while 
maintaining real-time deadline guarantees.  Future works 
tries to improve the performances of this new simulator, 
to explore the memory architecture modeling, the 
partitioning and the hierarchy of schedulers… 
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